I think the OpenROAD verilog front-end only accept structural designs (wire declarations, instantiations and some assign statements). So you cannot have

reg

. The next question is why do you have

reg

? Did you synthesize your design ?