That usually happen when you try to put your verilog directly in the

user_project_wrapper

and keep the example config.