(which somehow cannot parse the Verilog files gene...
# openlane
p
(which somehow cannot parse the Verilog files generated by yosys correctly)