Does anyone know how to do v2lvs with open source tools for post synth simulation? Thanks in advance

@User Is there a way in netgen to convert verilog into a cdl that we could simulate in spice early on in our flow?