https://open-source-silicon.dev logo
w

wenbo

03/03/2021, 3:55 AM
Does anyone know how to do v2lvs with open source tools for post synth simulation? Thanks in advance
m

mehdi

03/03/2021, 3:13 PM
@User Is there a way in netgen to convert verilog into a cdl that we could simulate in spice early on in our flow?