< U017UPJEGKZ> Does your design currently have a layout or i open-source-silicon #analog-design

Channels

hdl21

unic-cass-23

events

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

dynamic-power-estimation

fossee-iitb-google-sky130

coalition-for-digital-environmental-sustainability

vlsi101

magical

vlsi_verilog_using_opensource_eda

basebands

vlsi_verilog_using_opensoure_eda

digital-electronics-learners

open-microelectronics-textbook

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai-silicon-challenge

community_denmark_dtu

Title

manili

02/14/2022, 5:13 AM

@User Does your design currently have a layout, or it’s still under pre-layout development process?

I asked because I’m trying to generate a layout out of your schematics and would like to compare your output with mine.

Weston Braun

02/14/2022, 5:54 AM

The IC is taped out and thats what I have been testing, so yes it has a layout.

https://github.com/westonb/Open-PMIC-tapeout/blob/main/mag/folded_cascode_p_in.mag

manili

02/14/2022, 9:30 AM

Thanks a lot @User I’ll check that out. After all, your profile’s photo is really AWESOME! 😀👍👍👍