Is there support for post layout timing sims?

I don't think so. The std cell verilog models do not have specify blocks which describe timing checks