hello just checking in is there an easy way to disable CTS y open-source-silicon #openlane

Channels

hdl21

caravel-documentation

unic-cass-23

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

dynamic-power-estimation

fossee-iitb-google-sky130

coalition-for-digital-environmental-sustainability

vlsi101

magical

vlsi_verilog_using_opensource_eda

basebands

vlsi_verilog_using_opensoure_eda

digital-electronics-learners

open-microelectronics-textbook

announcements

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai

community_denmark_dtu

Title

# openlane

aryap

02/15/2022, 11:58 PM

hello! just checking in, is there an easy way to disable CTS yet?

if i disable

CLOCK_TREE_SYNTH

i still get this error:

Copy code

Error: sta.tcl, 128 can't read "::env(CLOCK_PORT)": no such variable

so i guess i can't run STA...

Vijayan Krishnan

02/16/2022, 5:40 AM

use

set ::env(CLOCK_PORT) ""

in config.tcl

👍 2

aryap

02/16/2022, 7:24 AM

will try that thanks!