Hi there, the packed array declared in my verilog file is not synthesized, giving an error of 'ERROR: syntax error, unexpected '[', expecting TOK_ID or '#'', which forced me to change to unpacked array. Any way to declare a packed array? Thanks

Have you tried with openlane2 and with .sv extension?