Hello all, When I'm trying to implement the user-project-wrapper I'm facing a problem in LVS, and when I look at the log I found what shown in screen shot. Do anyone have any explanatoin or sugession? Thread in #general

Make sure your verilog has power connects and the power connections are present in the layout.