Hello, I'm using the caravel user project and I've...
# caravel
a
Hello, I'm using the caravel user project and I've completed the design. However, I am struggling with using "make verify" and I'm not sure if it's necessary. As far as I understand it's only for simulation purposes. I have already implemented the design and performed sdf-annotated post-implementation simulation and the design is working as expected. Is there any additional benefit from using the make verify command?