https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Karla Julieth Camacho Mercado

04/17/2023, 4:23 AM
Hello everyone. Hope you're doing well. I'm doing LVS of a circuit that includes resistors, but it seems like there might be an error related to them. Does anyone have any thoughts on this issue?
m

Mitch Bailey

04/17/2023, 4:36 AM
@Karla Julieth Camacho Mercado guessing that your
sky130_fd_pr__res_xhigh_po_1p41
are not defined as permutable. What setup file are you using?
$PDK_ROOT/$PDK/libs.tech/netgen/${PDK}_setup.tcl
is normal.
k

Karla Julieth Camacho Mercado

04/17/2023, 1:46 PM
Hi @Mitch Bailey. I'm not sure about it. Could you check that, please?
m

Mitch Bailey

04/17/2023, 1:59 PM
Setup file looks good. What is the full command you use to run netgen?
k

Karla Julieth Camacho Mercado

04/17/2023, 2:03 PM
This: netgen -batch lvs "/home/karlajcm/Layouts/CURRENT_SOURCE/MAGIC/current_source.spice current_source" "/home/karlajcm/Layouts/CURRENT_SOURCE/XSCHEM/current_source.spice current_source"
m

Mitch Bailey

04/17/2023, 2:08 PM
Good. You need to add the setup file as the next (3rd) positional argument. The 4th positional argument is the report file (comp.out is the default report name).
netgen -batch lvs "layout.spice layout_top" "source.spice source_top" setup_file report_file
k

Karla Julieth Camacho Mercado

04/17/2023, 2:41 PM
@Mitch Bailey Thanks a lot! It works.
👍 1