https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
a

Ahmed Reda

03/08/2023, 12:42 PM
@Tim Edwards @Mitch Bailey Excuse me, I was trying to pass LVS of one of a standard cells such as simple
inv_2
on my machine. However, I found this mismatch report. can you suggest me to fix it, please? By the way, i used
netgen -batch lvs "inv_2_scm.spice inv_2_scm" "inv_2_sc.spice inv_2_sc" /home/ahmedreda/PDK/sky130A/libs.tech/netgen/sky130A_setup.tcl
m

Mitch Bailey

03/08/2023, 12:48 PM
@Ahmed Reda you need to include the standard cell spice.
You probably don’t have well/substrate contacts in the layout either.
a

Ahmed Reda

03/08/2023, 12:51 PM
@Mitch Bailey which and where file should i update it, please!
I suppose this error need to adding standard cell spice right!
đź‘Ť 1
@Mitch Bailey so which file should i change to fix it?
m

Mitch Bailey

03/08/2023, 1:02 PM
netgen -batch
read spice $::env(PDK_ROOT)/$::env($PDK)/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice 1
lvs "inv_2_scm.spice inv_2_scm" "inv_2_sc.spice inv_2_sc" $::env(PDK_ROOT)/$::env($PDK)/libs.tech/netgen/$::env($PDK)_setup.tcl
That’s just a quick guess. I haven’t tested. You’ll still get the substrate/well mismatches.
âś… 1
a

Ahmed Reda

03/08/2023, 1:04 PM
I see and It is easy to fix substrate/well mismatches. I will try your batch.