Two clock pins, two chip select pins, eight control pins on the connector but only six pinned out in the current host board due to FPGA pin count restrictions (the I/O bank ran out of signals), and five 8-bit data/address bus groups