All of these pins are connected directly to LVCMOS...
# silicon-validation
a
All of these pins are connected directly to LVCMOS33 I/O pins on the FPGA and I will be providing some level of length matching to deskew