My current test firmware can only generate 50% duty cycle clocks, because the output clock is actually created in logic with DFFs running at 2x the SRAM clock rate