It would be possible to change this with some funky PLL configuration on the FPGA I think, but I'd have to think very carefully about that to make sure I don't break anything in the test firmware