Static timing analysis on the FPGA side is nontrivial when you add partial reconfiguration of the PLL in, because the PLL config that the timing analyzer runs on is not the same config that is present at run time