<@U01KX5D1KDF> one cool approach could be to fork ...
# fpga
r
@User one cool approach could be to fork this and add support for your bistream generator: https://github.com/litex-hub/linux-on-litex-vexriscv/blob/master/make.py
1