Join Slack
Communities
Powered by
<@U01KX5D1KDF> for a first try, you should try thi...
# fpga
r
Rob Taylor
04/09/2021, 10:40 AM
@User
for a first try, you should try this:
https://github.com/m-labs/VexRiscv-verilog/blob/master/VexRiscv_Lite.v
Open in Slack
Previous
Next