@User @User I suggest reducing the sizes of both I & D caches. Same for the on-chip SRAM. Also, I suggest the usage of OpenRAM 4KB block or a pre-hardened DFFRAM 4KB block. Btw, what are the external memory interfaces?