I'll work at trimming it down today. We don't have anything solid for an external memory interface. We originally considered hyperram, but it has a somewhat complicated DDR SPI interface. The current idea is to have a simple bus that will interface with an FPGA to provide the RAM. Allows us more flexibility to work around issues