@User: ABC does not handle standard cells with more than one output. There are ways in yosys to describe an adder as an architecture instantiating adder cells, but it would not be synthesized using logic optimization, and therefore such cells must be left out of synthesis.