@User will the RISC-V have some its own internal memory/memory controller (or an interface for one)? and also will it have any sort of bus structure to interface to the user-design or how will that work? (presumably the RISC-V will be a pre-hardened macro?)