@User i recall you mentioning something about an experimental memory area on the harness - will that be in the form of an external memory controller, or just a region of SRAM in the harness itself?