yep, hence trying to see if there's a way to test the initial-value-less design in a sim or FPGA to make sure everything that needs to be reset is getting reset properly