I just never use

initial

or defaul values in my verilog ... so they're

x

in the simulation and I make sure it works that way.