depending on the ratio between the link-side serial clock and the chip-side parallel clock