One chip I worked on a while ago actually had two gearboxes. Data came out of the internal logic at 72 bit width, then that got gearboxed down to 64 (easy because 72 and 64 have a lot of common factors, so you don't need as many muxes as you'd expect)