The j2 repo has an SOC generator that automatically wires up busses and such (parsing the existing VHDL and producing more VHDL using leingen, we can probably get it to do that using ghdl instead but... todo items.)