The J1 repo hasn't got any busses. All its I/O is ...
# vhdl
r
The J1 repo hasn't got any busses. All its I/O is trivial and wired directly to a pin, so far. No DRAM controller, no processor cache, no SD card...