https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
m

Matthew Guthaus

12/03/2020, 12:58 AM
@User Magic is extracting the PMOS devices in the SRAM cell as NMOS! In sky130A.tech, I noticed there is a pfet_pass, but I think that should be pfet_latch. Even with that though, I get this as the extracted:
.subckt sky130_fd_bd_sram__openram_dp_cell BL0 BR0 BL1 BR1 WL0 WL1 VDD GND a_400_n79#                                                     + a_16_183# a_38_133# a_38_n79#                                                                                                           X0 a_38_133# a_16_183# GND GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                           X1 BL1 GND BL1 GND sky130_fd_pr__special_nfet_pass w=0.105u l=0.185u                                                                      X2 a_38_133# WL1 BL1 GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                                 X3 BR0 WL0 a_16_183# GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                                 X4 a_38_n79# GND a_38_n79# GND sky130_fd_pr__special_nfet_pass w=0.105u l=0.185u                                                          X5 a_400_n79# GND a_400_n79# GND sky130_fd_pr__special_nfet_pass w=0.105u l=0.185u                                                        X6 BR1 GND BR1 GND sky130_fd_pr__special_nfet_pass w=0.105u l=0.185u                                                                      X7 GND a_38_133# a_16_183# GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                           X8 a_16_183# a_38_133# GND GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                           X9 BL0 WL0 a_38_133# GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                                 X10 a_16_183# WL1 BR1 GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                                X11 GND a_16_183# a_38_133# GND sky130_fd_pr__special_nfet_latch w=0.21u l=0.15u                                                          .ends
Correct: