@User we have been having problems with RC parasitic extraction. Is there any easy way to "regression test" the design? Netgen merges nodes connected with a 0V voltage source, right? So I should be able to write a script that replaces all the added resistors with 0V voltage sources and removes the capacitors and then it should lvs match the original netlist, right?