(The project is an extremely low gate-count 16 bit cpu in TTL that I'm trying to implement in Verilog. Implementation is only 100 lines or so)