Hello all, is there anyway to simulate VHDL and Verilog designs together. I have my designs in Verilog but test gen in VHDL.