It s very possible input timing on the test chip is not opti open-source-silicon.dev #openram

It's very possible input timing on the test chip i...

Andrew Zonenberg

01/03/2022, 2:27 PM

It's very possible input timing on the test chip is not optimal either