I tested with data/address lines changing at the s...
# openram
a
I tested with data/address lines changing at the same time as the falling clock edge on the FPGA