I think there are verilog models in the pdk libraries? I guess pure digital designs would be more suited to verilog simulation. In my case, I would like to implement a ROM (much like your 8k ROM example) by mixing analog and digital, and simulate using SPICE