https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

03/29/2021, 7:14 AM
We did it! Again! OpenLANE/Sky130 Milestones! 7 Analog IP's and in-house standard cell library characterization engine - All in 10-weeks - Can you believe this? Find out by yourself from below link: https://github.com/vsdip?tab=repositories It needs pure hard-work, dedication and, most importantly, a visionary team to achieve all of this in such a short span. VSD can proudly say, that it has been creating the most visionary teams, spread out across the globe, working towards solving the most pressing issue - work-force for electronic system design and manufacturing Now that we have immense experience in this domain (close to 50 interns and 35 projects in last year alone), VSD will continue expanding in this direction, building more complex analog IPs/PHYs and make it open-source for students around the world to download, learn and practice What next? VSD is now working towards solving another global pressing issue (to be announced after we deliver) and that would change the game for VLSI aspiring students once and for all. My new (and next team) are more than excited and ready to deliver the final piece of the open-source VLSI puzzle If you want to know more, you need to be in the team. Here's the starting point - OpenLANE/Sky130 5-day workshop starting on 7th April Here's the link- https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/ People who finish all tasks in the above workshop are the ones who will be invited to be a part of the next big change in the world of open-source VLSI. Stay tuned for more updates on our milestones All the best and happy learning !!