https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

03/30/2021, 6:01 AM
VSDIntern 1st Milestone - 4kB vsdsram using OpenRAM and Sky130 Here's VSD Internship first milestone - A 32kbits or 4kB SRAM compiled using memory compiler OpenRAM and here is the GitHub Project Link https://github.com/vsdip/vsdsram_sky130 Intern name - Shon Taware, M.Tech. Embedded Systems and VLSI Design Shon is a great example of how you coordinate with students and Prof. from across the globe for project execution. Shon was given this internship project based on his excellent performance in OpenLANE workshop. Not only did he complete the OpenLANE workshop 100%, he did help others complete their projects too. That's a brilliant example of team work and team leader Looking at Shon's style of working, it was very clear, Shon is the right person to develop a working flow for 4kB SRAM using OpenRAM compiler. He got an experience of how a design house works, in the span of an 8-weeks internship program, as VSD operates as one of design houses with wide variants of research projects. All the best Shon for your future endeavours. And last but not the least, a Big Thanks to Prof. @User from University of California, Santa Cruz, who has been continuously guiding us to achieve VSD first 4kB memory using end-to-end open-source flow. Like Shon, you can also be a part of VSD hardware design program - All you need to do is qualify through OpenLANE workshop. Time is running fast and so is technology. Decide now about your career in VLSI and Semiconductors TODAY and jump-in the workshop. Here's the link https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/