@User: Questions about the container specs should be made to me, since I'm currently designing and debugging it. The specs are essentially complete now, and I hope that we can be posting documentation this week, and hopefully will have completed verilog RTL by the following week, and layout by the beginning of November. That's short notice on the layout, especially, but we will post an abstract view of the top level with pads and pin connections earlier than that.