@User I was thinking one could maybe use Migen to construct the Verilog-part of the stimuli. Use Python to calculate the simulation parameters and create Verilog out of that, then use the Yosys + ADC/DAC bridge as we discovered.