That would overcome the need to do some of the non-synthable stuff you'd otherwise want to do in e.g. Verilog-AMS, like reading the testcase inputs