<@U016EM8L91B> negative capacitances seem to be ca...
# analog-design
w
@User negative capacitances seem to be causing simulation issues with ngspice (timestep too small). I am simulating a flattened design, so there should not be flattened capacitances anyways. is there any flag to prevent them or anything?