I assume there are not supposed to be negative cap...
# analog-design
t
I assume there are not supposed to be negative capacitances in a flat design, and so there's no option to prevent it.