https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
e

Emilio Baungarten

02/16/2023, 4:52 PM
Hello again, I hope someone could help me, my question is How can I configure the GPIO ports as an output of the RISC-V, but at the same time the output of the microprocessor is connected to the input GPIO port of my user project? Something like this, from my SoC core to my project (red line). I try whith “reg_mprj_io_18 = GPIO_MODE_MGMT_STD_OUTPUT;” but I just had a value in the mprj_io (blue line) and not in my usr_project .
m

Matt Venn

02/16/2023, 5:16 PM
I'm not sure that's possible without external routing. IE drive some pins from riscv out of the chip, back into some other ios, and then to your design
you could instead use the logic analyser and keep all the signals inside
Maybe @Tim Edwards can confirm
t

Tim Edwards

02/16/2023, 6:07 PM
Yes, it can be done. That exact setup was requested by somebody around MPW-one and so I promised that it would be possible for MPW-two. You need to set the channel to a bidirectional mode (so that both input and output buffers are enabled), and make it management-controlled. As long as the input buffer is enabled, the user project will be able to read back the value on the pad that the management processor is applying to it.
3
m

Matt Venn

02/17/2023, 1:25 PM
cool
p

Philipp Gühring

02/18/2023, 6:05 AM
Now I finally understand what the bidirectional really means 🙂