https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
j

JC

02/09/2023, 5:20 PM
Hi All, I'm at the stage where I can integrate my design onto the project wrapper but I have some questions regarding options to test the chip. The circuit has to be powered by a trapezoidal wave and I am wondering if the Caravel (cpu/chip?) can provide that? If it doesn't, what options do I have to achieve that externally? Another question is how are the input signals from the Caravel chip provided to the user's project and what way I can probe or read the inputs and outputs? Does all input and output signals from the user's project must go through the caravel chip or it could be isolated and probed? Thank you.
t

Tim Edwards

02/09/2023, 7:24 PM
The user area supplies are independent of the management area supplies, so as long as you can generate the trapezoidal signal you need off-chip, you can power up your user project any way you like. To get signals to and from your project, you can use either the "logic analyzer" interface, which provides 128 full-duplex bits, and you can route signals to any of the 38 GPIO pins for off-chip access. Direct probing is not possible on an Open-MPW run due to the bump bonding process on top of the chip. ChipIgnite designs can add probe windows, but these will not be accessible in the QFN parts returned to you, and you will have to arrange for wirebonding of some of the additional bare dies returned to you in an open-cavity package, or use a probe card.