https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
a

alex d

02/04/2023, 10:56 AM
if I wanted to custom tweak a few wires, where would roughly be the place to look? For example in openlane you can easily modify the DEF file that is passed around between stages as sort of a checkpoint to achieve this, is there any similar checkpoint mechanism with openram, or even what would be the least painful/destructive way to go about doing this, like some point or script where I can change things or have my script make a few changes and then let the flow go on as normal Am looking to decouple some wires and expose them as ports so I can individually control them Just started on this so looking for pointers so it's not as time consuming combing through the entire codebase
m

Matthew Guthaus

02/04/2023, 9:44 PM
The only place to do this after running openram is the gds file. The DEF is not a detailed view and just has blockage layers and the pins. If you want to access a pin, you would have to modify that too.
a

alex d

02/05/2023, 12:33 AM
My understanding is that they are? I'm talking about DEFs and not LEFs, when I was working with them in openlane they had everything from standard cells to routes and ports so it was super easy. Either way thanks, kind of annoying to have to deal with GDS and LEF files but whatever
m

Matthew Guthaus

02/05/2023, 6:55 PM
That is not how it works with custom, non-digital macros.
(Yes, I meant LEF, not DEF)
a

alex d

02/06/2023, 3:36 AM
It wasn't really a full custom non-digital macro, more like I needed to fix a couple standard cells and tweak their routes and let the tool do the rest as it pleases, it worked either way