Is it possible to use, more than one clock in our ...
# openlane
b
Is it possible to use, more than one clock in our design?
@manili
v
"CLOCK_PORT": "clk1 clk2",
use above format