Hi,
sadly no. But you could use just a regular circuit simulator and read the results into Python. My Python package DMT should already handle the most basic stuff.
The best Verilog-A support with open-source simulators is possible with Xyce.
DMT:
https://gitlab.com/dmt-development/dmt-core