open-source-silicon.dev

user_project_wrapper.gds.jpg

user_project_wrapper_empty_gds.jpg

Hi Can anyone let me know how can i change the dimensions of my gds. I have been getting XOR differences as  `The GDS file has non-conforming geometries.`  I checked the dimensions of the `user_project_wrapper.gds` and `user_project_wrapper_empty.gds`(Golden wrapper). The findings were that the GDS does has different dimensions. Can anyone help. Here is the pictorial representation of both the GDS with their dimensions.

I don't think the dimensions are the problem. It's the actual layers inside that don't match (just the outside ring). You can load both into the same window in Klayout to see where the differences are. This may be related to <https://skywater-pdk.slack.com/archives/C0161A4A59V/p1652981163259559>

<@U03LTTG1N2G> Max DIE_AREA allowed for user wrapper is `set ::env(DIE_AREA) "0 0 2920 3520"`
Screenshot 3600 &gt;3520.

Screenshot 3600&gt;3520 from where? and how do I find the harden macro `DIE_AREA`

image.png

I can't send the repo link as I don't have the access to it.
But here is the screenshot of the our die area.

We didn't harden the macro separately. we directly hardened it into the user_project_wrapper(Option 2) as per the readme file.

Untitled.txt

```set ::env(FP_PDN_MACRO_HOOKS) { core.memory/spram.DUT1	        vccd1 vssd1,  core.memory/spram.DUT2		vccd1 vssd1,  core.memory/spram.DUT3		vccd1 vssd1,  core.memory/spram.DUT4		vccd1 vssd1}```
Above is MACROS. Seems fixed DIE_AREA used. Issue comes from precheck and check log file for more details. check with <@U016HSAA3RQ>

All tests are passing for me except XOR check.

XOR only checks User IO Ring with Golden Reference.
Did you tried XOR with your user_project_wrapper with below setting in your config.tcl ?
set ::env(FP_PDN_CORE_RING_HOFFSET) {12.45}
set ::env(FP_PDN_CORE_RING_VOFFSET) {12.45}

Your config.tcl shows
set ::env(FP_PDN_CORE_RING_HOFFSET) {14}
set ::env(FP_PDN_CORE_RING_VOFFSET) {14}

I did it with 12.45 now. It is working. Thanks <@U025YC3GX9R> for the help.
All my XOR checks are cleared.

<@U03LTTG1N2G> Good, Look like you are using latest version of Openlane
<@U018LA3KZCJ> <@U0268926L04>:  This default config need to updated in Openlane flow to be fixed to avoid XOR Failures .
My analysis these default are controlled in Openlane flow:
File: ./designs/caravel_upw/config.tcl:
set ::env(FP_PDN_CORE_RING_HOFFSET) $::env(FP_PDN_CORE_RING_VOFFSET)
File: ./designs/caravel_upw/config.tcl:
set ::env(FP_PDN_CORE_RING_HOFFSET) $::env(FP_PDN_CORE_RING_VOFFSET)
File: ./designs/caravel_upw/config.tcl:
set ::env(FP_PDN_CORE_RING_VOFFSET) 14

<@U025YC3GX9R> Its related caravel flow configuration. I think <@U016HSAA3RQ> can assign to right person for updating these values.

Does changing the PDN CORE RINGS OFFSET cause any issues for final tapeout?